A new Mixed-Signal Built-in Self-test approach that is based upon the step response of a reconfigurable (or multifunction) analog block is presented in this paper. The technique requires the overlapping step response of the Circuit Under Test (CUT) for two circuit configurations. Each configuration can be realized by changing the topology of the CUT or by sampling two CUT nodes with differing step responses. The technique can effectively detect both soft and hard faults, and does not require an analog-to-digital converter (ADC) and/or a digital-toanalog converter( DAC). It also does not require any precision voltage sources or comparators. The approach does not require any additional analog circuits to realize the test signal generator and only requires a two input analog multiplexer for CUT output sampling. The paper is concluded with the application of the proposed approach to a ITC'97 analog benchmark circuit [3].
INTRODUCTION
The push for the development of Built-In SelfTests (BIST) for mixed-signal integrated circuits has been driven by the high cost associated with the production and field testing of complex mixed-signal VLSI circuits. A number of effective digital BIST techniques are currently available for implementing on-chip tests for the digital blocks of a mixed-signal circuit [7] . Unfortunately, this is not true for the analog blocks and the analog-digital interfaces between those blocks and digital circuits. Most of the current research in this area is primarily focused upon techniques to test these blocks and interfaces. Current analog/mixed-signal BIST techniques can be divided into two broad classes: (i) functional and (ii) faultbased [2] . In the functional approach, the analog block under test is driven with sinusoidal or multitone stimuli and measurements are obtained at the output or selected nodes [ 1, 3, 8] . This measurement data is subsequently processed with the DSP-core, in the ADC-DSP-DAC structure to detect system faults. Generally these techniques are based upon analog specifications like signal-to-noise ratio (SNR), frequency response or 0-7803-6742-11011$10.00 02001 IEEE 141 intermodulation distortion. The primary advantage of the functional scheme is that they can detect both soft (or parameteric) and hard faults [8] . These techniques are often considered to be the most effective BIST approach because of this feature. Analog BIST techniques that employ fault coverage and fault detection based upon fault models of devices within the analog block or sub-blocks are called fault-based techniques. The major advantage of these techniques is that they are typically implemented with non-conventional stimuli or signatures that can easily be generated and processed on-chip with digital techniques. However, these techniques can only effectively detect hard or catastrophic faults. The overhead associated with the majority of proposed functional techniques is prohibitive if the mixed-signal system does not have the ADC-DSP-DAC structure. This is because the tests used in these BIST techniques are essentially based upon network frequency spectrum analysis. They are generally implemented with the Fast-Fourier Transform (FFT), an O(n log, n) algorithm [5]. A relatively complex DSP-core is required for an algorithm with this time (and associated memory) complexity to implement effective functional tests (i.e. tests with high enough spectral resolution to detect faults in the analog subsystem). In addition, generally functional tests that are realized with the DAC-ADC loop-back structure also require analog-to-digital converters (ADC) and digital-to-analog converters (DAC) with more bits of resolution than is required for the original application [I] .
A new functional analog BIST approach that does not require a ADC, DAC or complex DSP-core is presented in this paper. The technique is based upon a non-conventional stimuli, i.e. a step function, but can detect both soft (or parameteric) and hard faults. The technique only requires n modified buffers, 2n registers (where n corresponds to the number of unknown parameters in the CUT) a digital counter and a simple single-bit processor core (or DSP); this processor can be realized by reconfiguring on-chip digital circuits. A singlebit core can be used to compute the parameters in the proposed technique because digital circuits are typically must faster than analog circuits and only n2 + n evaluations are required per iteration of the Newton algorithm. The proposed technique is based upon the step response of the analog block under test (CUT).
The organization of the paper is as follows: the mathematical basis of the step response based BIST approach is presented in section 11. An example of the proposed techniques is presented in section 111. The CUT in this example is the Continuous-time State-variable filter found in the ITC'97 analog benchmark circuits. Our conclusions are presented in section IV.
PROBLEM FORMULATION
The proposed Mixed-Signal BIST techniques is essentially a parameter extraction or system identification approach that is based upon the step response of a reconfigurable or multi-output analog circuit. The NewtonRalphson method is used to find the parameters of the CUT. The component functions used to construct the Jacobian matrix are functions of the CUT output voltage crossover point for two circuit configurations (i.e. the point respectively. These relationships, i.e. equation (1) and (21, are determined by the circuit topology and the value of the circuit elements. We assume that circuit faults do not change the circuit structure therefore, the only parameters required to identify the system defined by equation (1) The step response of this circuit is, If we equate the output voltage of the two circuit configurations, i.e. eq (3) and (4), and rewrite that expression such that it equals zero, we derive the following function in terms of a and p, Our primary objective in this section is to present the mathematical basis of this approach. The most effective way to do this is to apply the proposed approach to a simple circuit. The circuit selected for this demonstration, a passive first order highpass filter, is shown in Fig. 1 . The transfer function of this filter is,
its pole and DC gain are,
The time t, and tz in eq (5), corresponds to the point in time where the output voltage of the circuit in Fig. 1 equals the output voltage of the circuit in Fig. 2 . These time points, hereupon referred to as crossover points, correspond to the time when the output voltage of both circuit configurations equals a reference voltage VrY The Newton method is used to find the above two parameters,
i.e a and p. This method requires the following two partial derivatives, and two set of crossover points are to realize the Jacobian matrix. These two sets ofpoints require two corresponding reference voltages VRg and VReP that correspond to the output voltage of the above circuits (i.e. configuration 1 and configuration 2 respectively) at ( f l , fz) and (f3, t4) respectively. These expressions, i.e. eq. (6), are plotted as a function of the reference voltage in Fig. 3 (for VDD = 5.0V, a = 0.3333 and p = 15.0). The partial derivative of fla,P,t,,tz) with respect to p is symmetrical about the reference voltage V,, at 2.5 volts. Therefore the Jacobian matrix will be non-singular as long as the two reference voltages VRd1 and VRen are not set to equal values above and below this symmetrical points, e.g. at 2.0 and 3.0 which both are 0.5 volt from 2.5 voltages. The Jacobian matrix is,
J(T) =
Now consider the above circuits, i.e. Fig. 1 and Fig. 2 We obtain the following recursive formula,
--
where, The transfer function of the highpass filter shown in Fig.  1 can then be computed as follows, Although the reference volt?ges V, , , and VXeg in this example were set, their values in general are not required for the proposed approach. The only requirement is that they be set to two distinct values that insure that the Jacobian matrix is non-singular. Therefore, precision voltage references and comparators are not required to implement the proposed technique.
EXAMPLE
In this section we examine the application of the proposed approach the Continuous-time State-variable filter found in [4] . Although, the proposed approach can extract parameters associated with the operational amplifiers in the benchmark circuits we omit these features here, i.e. operational amplifier poles, zeros, offset voltage, nonlinearity , etc., for simplicity . The Continuous-time State-variable filter is shown in Fig. 5 with an analog multiplexer that selects the filter output that is processed by the digital test circuit. The transfer functions of the selected nodes are, These relationships, i.e. eq. (IO), are determined by the circuit topology and the value of the circuit elements. We assume that circuit faults do not change the circuit structure therefore, the only parameters required to identify the system defined by eq. (1 0) is K,, K2, a. and P. The step response of this filter at outputs Vou,l(t) and Vou,3(f) in terms of the above circuit parameters for a step function with a peak value of VDD, i.e. V,,(t) = V,,u(t) is, The step response of this filter for both outputs is shown in Fig. 6 for the following circuit nominal component values:
VOU1,(t)
11 (12) g(~l,P,k~,t,,t~) = e-"' cos(pt,) -zsin(pt,)] -+-{ 1 -e-+os(Pt,) + psin(pt2) a . Table 2 . The fourth parameter ,i.e. &can be found using a similar approach.
VI. CONCLUSION
We presented anew mixed-signal BIST approach that is based upon the step response of the analog CUT. Although, this technique posseses many of the characteristics of fault based BIST techniques such as using non-conventional stimuli and CUT output measurements it is also like functional BIST techniques in the sense that it can be used to detect both hard and soft faults. The CUT excitation circuit can be realized with digital techniques because of the above property and the time domain based realization of the proposed BIST technique. The test measurements are acquired with a digital circuit, and processed with a finite-state machine to construct and solve the matrix J(x) used to implement the Newton-Raphson equations. The proposed technique is effective under process drifi because of these models. The technique is also insensitive to the initial state of the CUT and the switching voltage of the circuit driven by the CUT. The number of reference voltages required to implement this approach must equal the number of circuit unknowns. These references do not need to be known or precise. The CUT needs to be reconfigurable or needs to contain multiple outputs. The output of each configuration or output for the multiple output case must overlap to construct the component functions.
